

MENU

SEARCH

INDEX

DETAIL

1/1



PATENT ABSTRACTS OF JAPAN

(11)Publication number: 09293060

(43)Date of publication of application: 11.11.1997

(51)Int.CI.

G06F 15/163 G06F 12/08 G06F 12/08

(21)Application number: 08102827

(22)Date of filing: 24.04.1996

(71)Applicant:

(72)Inventor:

HITACHI LTD

SHIBATA MASABUMI NAKAJIMA ATSUSHI


FUJIWARA SHISEI

(54) CACHE COHERENCY CONTROL METHOD AND MULTIPROCESSOR SYSTEM USING SAME

(57)Abstract:

PROBLEM TO BE SOLVED: To provide the cache coherency control method which can speedily decide the state of a data block specified by a coherency request issued by another cache system and the multiprocessor system which uses it.

SOLUTION: Cache systems 20, 21, and 22 have similar constitution, and the cache system 20 is equipped with a history table 20A which contains the address of an access request transmitted through a common bus 30 and a history table control circuit 20B. The history table 20B decides whether or not the address of a received access request is put in the table 20A, and inhibits a cache control circuit 204 regarding the access request from operating when the address is stored in the table 20A, but makes the cache control circuit 204 to perform operation regarding the access request when not.



LEGAL STATUS

[Dat of regu st for examination]

13.09.1999

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted

registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998 Japanese Patent Office







